


Organized by



<http://vlsi-india.org/vsi>
VLSI Society of India

In cooperation with



Indian Institute of Science,
Bangalore



IEEE Circuits and Systems Society
Bangalore Chapter
<http://www.ieee.org>

IDV 2006

Advance Program (Dated 31-10-2006)

First International Workshop on Interconnect Design and Variability

December 28-29, 2006, Bangalore, India

Venue: Golden Jubilee Hall, ECE Dept, IISc, Bangalore, India

Scope of the Workshop

Interconnect scaling and variability are two difficult challenges in sub-100nm technology nodes. This workshop aims at addressing the following topics.

1. **Latest advances in interconnect modeling and design innovations to continue performance scaling in sub-100nm technologies:**
 - Technology scaling trends
 - New process realities in sub-100nm technologies
 - Alternative interconnect methods
 - Interconnect analysis algorithms
 - Design and Architecture methods to mitigate RC scaling
2. **In depth review of the latest advances in variability in sub-100nm technologies:**
 - Device and interconnect process variations
 - Algorithms related to statistical analysis of performance and leakage
 - Practical approaches to address variability
 - Variation tolerant design methods

General Co-Chairs:

Nagaraj, N.S. Texas Instruments (Dallas)

C.P. Ravikumar, Texas Instruments (Bangalore)

Program Committee:

- ❖ Andrzej Strojwas, Carnegie Mellon University, USA
- ❖ Dipu Pramanik, Synopsys, USA
- ❖ Jaijeet Roychowdhury, Univ. of Minnesota, USA
- ❖ Krishna Saraswat, Stanford University, USA
- ❖ Larry Pileggi, Carnegie Mellon University, USA
- ❖ Nickhil Jakatdar, Cadence Design Systems, USA
- ❖ Poras Balsara, Univ. of Texas at Dallas, USA
- ❖ Ram Achar, Carleton University, Canada
- ❖ Sachin Sapatnekar, Univ. of Minnesota, USA
- ❖ Yervant Zorian, Virage Logic, USA

Speakers:

1. Dr. Jaijeet Roychowdhury, University of Minnesota, USA
2. Dr. Krishna Saraswat, Stanford University, USA
3. Dr. Ram Achar, Carleton University, Canada
4. Dr. Shankar Balachandran, IIT Madras, Chennai, India
5. Vijay Sindagi, Texas Instruments, India
6. Dr. Andrzej Strojwas, Carnegie Mellon University, USA
7. Dr. Dipu Pramanik, Synopsys, USA
8. Dr. Mustafa Celik, Extreme DA, USA
9. Dr. Nickhil Jakatdar, Cadence Design Systems, USA
10. Dr. Sarma Vrudhula, Arizona State University, USA
11. Dr. Vivek De, Intel, USA

Course Fee	Before November 28, 2006	After November 28, 2006
Professionals (Non-members)	Rs. 4,000	Rs. 4,500
Professionals (VSI/ IEEE members)	Rs. 3,000	Rs. 3,500
Students/Faculty (Non-members)	Rs. 2,500	Rs. 3,000
Students/Faculty (VSI/ IEEE members)	Rs. 2,000	Rs. 2,500

Download [Announcement PDF](#)

Please also register using the online registration form at <http://vlsi-india.org/vsi/activities/reg.shtml> apart from sending the filled hardcopy of registration form.

First International Workshop on Interconnect Design and Variability

Program Schedule

Day-1 - December 28, 2006:

Interconnect RC parameters are significant components of circuit performance, signal integrity and reliability in IC design. Due to manufacturability and reliability issues, the effective dielectric constant of the inter-metal dielectric is not scaling commensurate with the technology scaling predicted in the ITRS roadmap. Metal resistance is also increasing due to electron scattering effects, which exacerbates the interconnect RC scaling issues in sub-100nm technology nodes. The increase in contact and via resistance further aggravates the technology entitlement issues. Although reverse scaling is an attractive option for high performance designs, area entitlement is an issue in routing limited designs. Overall improvement in interconnect performance relies more and more on architecture & design techniques and novel interconnect schemes. The sessions on Day 1 review interconnect scaling, signal integrity, physical design, architecture solutions and optical interconnect.

Speakers:

1. **Dr. Jaijeet Roychowdhury**, University of Minnesota
2. **Dr. Krishna Saraswat**, Stanford University, USA
3. **Dr. Ram Achar**, Carleton University, USA
4. **Dr. Shankar Balachandran**, IIT Madras, Chennai, India
5. **Vijay Sindagi**, Texas Instruments, Bangalore, India

The day will close with a panel discussion.

Day-2 - December 29, 2006:

Design For Manufacturability Yield (DFM&Y) has received much attention in sub-100nm technologies. Addressing the challenges in systematic and random process variations is a critical part of the DFM&Y strategy. Global and local variations in transistors have been analyzed in analog circuits for several years and recently extended to large-scale digital circuits in the form of Statistical Static Timing Analysis (SSTA). In addition to random variations, systematic variations such as stress induced variations need to be considered. In addition to transistor variations, interconnect variations due to Chemical Mechanical Polishing (CMP), etch and process bias are important considerations. Structured layout, variation-aware and variation tolerant design techniques help mitigate variability issues. The sessions on Day 2 review key aspects of lithography, CMP, etch and stress induced variations, SSTA methods and variation tolerant design techniques.

Speakers:

1. **Dr. Andrzej Strojwas**, Carnegie Mellon University, USA
2. **Dr. Dipu Pramanik**, Synopsys, USA
3. **Dr. Mustafa Celik**, Extreme DA, USA
4. **Dr. Nickhil Jakatdar**, Cadence Design Systems, USA
5. **Dr. Sarma Vrudhula**, Arizona State University, USA
6. **Dr. Vivek De**, Intel, USA

The day will close with a panel discussion.

